Motherboard Forums


Reply
Thread Tools Display Modes

Explaining circuit board design

 
 





















Kenneth Porter
Guest
Posts: n/a

 
      02-15-2007, 10:21 PM


I've got a board design with a number of replicated sections, and I need to
quickly churn out another board with some of the sections removed. My E-CAD
guy, due to the constraints of his tools, can't just chop out the extra
sections and scrunch the result together. I'm looking for advice on how to
explain this to someone more familiar with mechanical CAD, where you don't
have to deal with complications like netlists and schematics.

As a software guy, I could probably accomplish this by exporting the design
files into some text representation and running a clever editor macro, then
importing back into the native CAD format. But I'm not expecting that to be
in the toolbox of a CAD person, who's going to be more graphic-oriented and
will find text representations alien. (In contrast, my first E-CAD system,
ca. 1980, was a text-based system written in LISP that "compiled" text
schematic descriptions into printed graphical schematics. I used a line
editor on a printing terminal, and a pad of graph paper to figure out
layouts.)

I'd also be interested in hearing of E-CAD programs that can effectively
handle replicated circuitry (perhaps by creating template "stamps"), and
that's affordable by a tiny startup.
 
Reply With Quote
 
DJ Delorie
Guest
Posts: n/a

 
      02-15-2007, 10:58 PM

Kenneth Porter <> writes:
> I'd also be interested in hearing of E-CAD programs that can effectively
> handle replicated circuitry (perhaps by creating template "stamps"), and
> that's affordable by a tiny startup.


I just did a board with four identical sections, and added that
functionality to gEDA/PCB. It goes like this: Do a schematic page for
one of the sections, update the parts/net lists, and lay out that one
section on the board. I have a script that copies the schematic page,
renumbering it on the fly, to make the other three pages. Then I cut
and paste the layout block, select the new block, and run the block
renumbering plugin to make it match the other schematic pages. Then I
load the new netlist to stitch them in to the rest of the circuit.

my board: http://www.delorie.com/house/furnace/pcb2/
geda: http://www.geda.seul.org/
pcb: http://pcb.sourceforge.net/
the block renumber plugin: http://www.delorie.com/pcb/
the page renumber script: http://www.gedasymbols.org/user/dj_delorie/
 
Reply With Quote
 
Jim Granville
Guest
Posts: n/a

 
      02-15-2007, 11:56 PM
Kenneth Porter wrote:

> I've got a board design with a number of replicated sections, and I need to
> quickly churn out another board with some of the sections removed. My E-CAD
> guy, due to the constraints of his tools, can't just chop out the extra
> sections and scrunch the result together.


What is he using ? Even a vanilla package should be able to rub-out and
move - or is the explanation over-simpified ?

> I'm looking for advice on how to
> explain this to someone more familiar with mechanical CAD, where you don't
> have to deal with complications like netlists and schematics.
>
> As a software guy, I could probably accomplish this by exporting the design
> files into some text representation and running a clever editor macro, then
> importing back into the native CAD format. But I'm not expecting that to be
> in the toolbox of a CAD person, who's going to be more graphic-oriented and
> will find text representations alien. (In contrast, my first E-CAD system,
> ca. 1980, was a text-based system written in LISP that "compiled" text
> schematic descriptions into printed graphical schematics. I used a line
> editor on a printing terminal, and a pad of graph paper to figure out
> layouts.)
>
> I'd also be interested in hearing of E-CAD programs that can effectively
> handle replicated circuitry (perhaps by creating template "stamps"), and
> that's affordable by a tiny startup.


PADS ?

-jg

 
Reply With Quote
 
Leon
Guest
Posts: n/a

 
      02-16-2007, 06:24 PM
On 15 Feb, 22:21, Kenneth Porter <shiva.blackl...@sewingwitch.com>
wrote:
> I've got a board design with a number of replicated sections, and I need to
> quickly churn out another board with some of the sections removed. My E-CAD
> guy, due to the constraints of his tools, can't just chop out the extra
> sections and scrunch the result together. I'm looking for advice on how to
> explain this to someone more familiar with mechanical CAD, where you don't
> have to deal with complications like netlists and schematics.
>
> As a software guy, I could probably accomplish this by exporting the design
> files into some text representation and running a clever editor macro, then
> importing back into the native CAD format. But I'm not expecting that to be
> in the toolbox of a CAD person, who's going to be more graphic-oriented and
> will find text representations alien. (In contrast, my first E-CAD system,
> ca. 1980, was a text-based system written in LISP that "compiled" text
> schematic descriptions into printed graphical schematics. I used a line
> editor on a printing terminal, and a pad of graph paper to figure out
> layouts.)
>
> I'd also be interested in hearing of E-CAD programs that can effectively
> handle replicated circuitry (perhaps by creating template "stamps"), and
> that's affordable by a tiny startup.


Pulsonix will do that sort of thing:

http://www.pulsonix.com

Leon



 
Reply With Quote
Reply

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Legacy Gateway "Fedora" Board with Tualatin CPU biddy67@gmail.com Gateway 0 12-07-2008 12:39 PM
Re: A7N8X-DLX 2.0 Dimm Regulator Circuit Failure Paul Asus 1 04-04-2008 10:45 PM
Dell closes down hardware design unit in India Tony Harding Dell 1 12-08-2007 01:16 AM
xeon 5160 3 GHz and gigabyte GA-7VCSV-RH board problems derf109@gmail.com IBM 4 06-10-2007 05:04 AM


All times are GMT. The time now is 02:23 PM.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43