Motherboard Forums

Thread Tools Display Modes

Finding out the instruction cache size

Philipp Pichler
Posts: n/a
      12-04-2008, 01:06 PM
Hi all

I have tried the following example which reads out some information
about the processor:

The following results I get

Base-Cache-Desc: 1 page(s) of cache descriptors
Base-Cache-Desc(0x60): 16K 8-way, 64-byte line, level 1 data cache
Base-Cache-Desc(0x5B): 64-entry, 4K page data TLB, fully associative
Base-Cache-Desc(0x51): 128-entry, 4K page instruction TLB, fully associative
Base-Cache-Desc(0x7D): 2M 8-way, 64-byte line, level 2 unified cache
Base-Cache-Desc(0x70): 12K-uops 8-way trace cache
Base-Cache-Desc(0x40): Found EOC indicator!
Base-PSN: disabled
Base-Cache-Det: nthr=1, full=0, init=1
Base-Cache-Det: ppart=1, sline=64, nset=32, pref=64
Base-Cache-Det: 16KB 8-way 64 byte/line level-1 Data Cache
Base-Cache-Det: nthr=1, full=0, init=1
Base-Cache-Det: ppart=2, sline=64, nset=2048, pref=64
Base-Cache-Det: 2MB 8-way 64 byte/line level-2 Unified Cache

The problem is, I cant see any information about the instruction cache
size. Does anyone have a codeexample where I could read out this

Many thanks
Reply With Quote

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
instruction cache or data cache karthikbalaguru Embedded 10 10-20-2007 05:51 PM
How do I load Instructions into Instruction Cache for mpc8248 damnc Embedded 1 12-02-2004 08:10 PM
Instruction cache bug in Pentium III? Martin Kochanski Intel 1 10-01-2003 04:17 AM
Instruction cache bug in Pentium III? Martin Kochanski Intel 0 09-27-2003 10:30 AM
Switch between ARM instruction set <-> Thumb instruction set Martin Maurer Embedded 6 09-05-2003 11:10 PM

All times are GMT. The time now is 12:29 PM.

Welcome to Motherboard Point