1. This forum section is a read-only archive which contains old newsgroup posts. If you wish to post a query, please do so in one of our main forum sections (here). This way you will get a faster, better response from the members on Motherboard Point.

Atmel ARM AT91RM9200 SDRAM Issue

Discussion in 'Embedded' started by Jack Klein, Nov 9, 2004.

  1. Jack Klein

    Jack Klein Guest

    It appears that the SDRAM controller built into Atmel's AT91RM9200 ARM
    9 chip only supports a burst length of 1.

    Exactly what use is an SDRAM burst with a length of 1? What advantage
    does it have over an ordinary (non-burst) SDRAM access?

    Ulf, are you there?

    --
    Jack Klein
    Home: http://JK-Technology.Com
    FAQs for
    comp.lang.c http://www.eskimo.com/~scs/C-faq/top.html
    comp.lang.c++ http://www.parashift.com/c++-faq-lite/
    alt.comp.lang.learn.c-c++
    http://www.contrib.andrew.cmu.edu/~ajo/docs/FAQ-acllc.html
     
    Jack Klein, Nov 9, 2004
    #1
    1. Advertisements

  2. It appears that the SDRAM controller built into Atmel's AT91RM9200 ARM

    Do you mean that it does one asynchronous cycle and the only read one
    additional word in the burst?
    The burst length is not configurable by the user, for sure.
    Did not check in the oscilloscope (dont have one) but the burst length
    should be
    dependent on the bus master inside the chip.
    The PDC does not use burst, and I think there should be FIFOs in the PDC.

    One would think that you would burst at least one cache line,
    but comments from the at91 support team indicates however that you are
    correct.
     
    Ulf Samuelsson, Nov 11, 2004
    #2
    1. Advertisements

  3. "Ulf Samuelsson" ...

    Ulf,

    I've used other ARM-cored chips (NetSilicon Net+ARM) that specified a "one
    cycle write burst".

    When asked, the supplier explained that, after the burst transfer mode is
    entered, on each write cycle WITHIN THE SAME PAGE the lower bits of the
    address are supplied by the CPU (much like the good old 'page mode DRAM').
    Thus, it kept doing "single cycle" accesses as long as the transfer was
    within the same page.
    That explanation, with some study, fits the description in the SDRAM
    datasheets.

    Maybe this is the same with the Atmel?

    Regards,
    Arie de Muynck
     
    Arie de Muynck, Nov 12, 2004
    #3
  4. Everyone is limited by whatever ARM has decided, and if their core does
    not generate burst requests, then is it hard for the bus interface to
    implement it.
    Did not read that part of the ARM920T datasheet.
    I think the burst is more important on read though.
     
    Ulf Samuelsson, Nov 12, 2004
    #4
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.